Internship Program on Functional Verification using System Verilog

A month at Sandeepani School of Embedded System Design in Bangalore, CoreEL’s training arm, on functional verification in SystemVerilog — the discipline of proving a design does what it claims before it reaches silicon. Held 27 June to 26 July 2022.